

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6,806,492 B2
DATED : October 19, 2004
INVENTOR(S) : Donghang Yan et al.


Page 1 of 2

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

The title page should be deleted and substitute therefor the attached title page as shown on the attached page.

Signed and Sealed this

Thirty-first Day of May, 2005

A handwritten signature in black ink, appearing to read "Jon W. Dudas". The signature is stylized with a large, looping initial "J" and a distinct "D".

JON W. DUDAS
Director of the United States Patent and Trademark Office

(12) **United States Patent**
Yan et al.

(10) Patent No.: **US 6,806,492 B2**
(45) Date of Patent: **Oct. 19, 2004**

(54) **HETEROJUNCTION ORGANIC
SEMICONDUCTOR FIELD EFFECT
TRANSISTOR (FET) WITH A GATE
INSULATION LAYER AND
MANUFACTURING PROCESS THEREOF**

(58) Field of Search 257/40, 192, 77,
257/347, 613, 289, 66; 438/99, 151, 158,
161

(56) References Cited

U.S. PATENT DOCUMENTS

5,107,308 A * 4/1992 Koezuka et al. 257/40
5,355,235 A * 10/1994 Nishizawa et al. 349/43
5,500,537 A * 3/1996 Tsumura et al. 257/40
5,596,208 A * 1/1997 Dodabalapur et al. 257/66
6,621,098 B1 * 9/2003 Jackson et al. 257/40
6,635,508 B2 * 10/2003 Arai et al. 438/99
2002/0164835 A1 * 11/2002 Dimitrakopoulos et al. ... 438/99

* cited by examiner

Primary Examiner—Mark V. Prenty

(74) Attorney, Agent, or Firm—Fei-Fei Chao; Venable LLP

(75) Inventors: Donghang Yan, Changchun (CN); Jian Zhang, Changchun (CN); Jun Wang, Changchun (CN); Halbo Wang, Changchun (CN); Xuanjun Yan, Changchun (CN)

(73) Assignee: Changchun Institute of Applied Chemistry Chinese Academy of Science, Changchun (CN)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 10/614,987

(22) Filed: Jul. 9, 2003

(65) Prior Publication Data

US 2004/0150050 A1 Aug. 5, 2004

(30) Foreign Application Priority Data

Jan. 30, 2003 (CN) 03102064 A

(51) Int. Cl.⁷ H01L 35/24; H01L 51/40

(52) U.S. Cl. 257/40; 257/192; 257/347;
438/99; 438/151

(57) ABSTRACT

A organic semiconductor field effect transistor that can work in the depletion mode or super-inverse mode, comprising: a substrate (1), a gate electrode (2) formed on the substrate (1), a gate insulation layer (3) formed on the substrate (1) and the gate electrode (2), a first semiconductor layer (4) formed on the gate insulation layer (3), a source electrode and a drain electrode (5) formed on the first semiconductor layer (4), and a second semiconductor layer (6) formed on the first semiconductor layer (4) and the source/drain electrodes (5).

9 Claims, 5 Drawing Sheets

